SN74LS112AN, Триггер, с предустановкой и сбросом, дополнительный выход, отрицательный фронт, 74LS112, JK, 15 нс

The SN74LS112AN is a dual J-K Negative-Edge-Triggered Flip-Flop with clear and preset. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. This versatile flip-flop can perform as toggle flip-flop by tying J and K high. The SN74S112A is characterized for operation from 0 to 70°C.

• Fully buffered to offer maximum isolation from external disturbance
• Quality and reliability
• Green product and no Sb/Br

Полупроводники — МикросхемыЛогикаТриггеры

Технические параметры