74AHCT574PW,118, Триггер, неинвертированный на 3 состояния, положительный фронт, 74AHCT574, D, 115 МГц, 25 мА, TSSOP

The 74AHCT574PW is an octal positive edge-trigger D-type Flip-flop with 3-state output and high-speed Si-gate CMOS technology. It is pin compatible with low power Schottky TTL (LSTTL). It features separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A clock and an output enable (OE) input are common to all flip-flops. The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold times requirements on the low-to-high CP transition. When OE is low the contents of the 8 flip-flops are available at the outputs. When OE is high, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

• Balanced propagation delays
• All inputs have Schmitt-trigger action
• Independent register and 3-state buffer operation
• Common 3-state output enable input
• TTL Input level
• Complies with JEDEC standard No. 7A

Полупроводники — МикросхемыЛогикаТриггеры

Технические параметры