SN74F74D, Триггер, дополнительный выход, положительный фронт, 74F74, D, 4.9 нс, 100 МГц, 20 мА, SOIC

The SN74F74D is a dual positive-edge-triggered D-type Flip-flop with clear and preset. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs. The output levels are not guaranteed to meet the minimum levels for VOH. Furthermore, this configuration is non-stable, that is, it will not persist when PRE or CLR returns to its inactive (high) level.

• Green product and no Sb/Br

Полупроводники — МикросхемыЛогикаТриггеры

Технические параметры