SN74HC164D, Регистр сдвига, семейство HC, 74HC164, Последовательный в Параллельный, 1 Элемент, 8 бит, SOIC

The SN74HC164D is a 8-bit parallel-out serial Shift Register features AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data, a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum set-up time requirements are met. clocking occurs on the low-to-high-level transition of CLK.

• Outputs can drive up to 10 LSTTL loads
• 80µA Maximum low power consumption
• Typical tpd = 20ns
• ±4mA Output drive at 5V
• 1µA Maximum low input current
• AND-gated (enable/disable) serial inputs
• Fully buffered clock and serial inputs
• Direct clear
• Green product and no Sb/Br

Полупроводники — МикросхемыЛогикаСдвигающие Регистры

Технические параметры